Why is there a PLL in CPU?PLL - why compare phases not frequenciesCreating a clock multiplier using a PLLExample of a PLL for video genlockingWhat limits CPU speed?CPU and clock rateUsing CPU heat to generate electricityIs it possible to drive a HDMI output without exact clock frequencies (74.25 MHz, etc.)?Maximum CPU Frequency of PIC24FJ256GA705 That I Can Get with 8MHz CrystalWhy include frequency dividers in this PLL circuit?PLL placing fails on Lattice 5LP1K

Is Cola "probably the best-known" Latin word in the world? If not, which might it be?

Why does my Macbook overheat and use so much CPU and energy when on YouTube?

Password expiration with Password manager

Why do freehub and cassette have only one position that matches?

Does higher resolution in an image imply more bits per pixel?

Why do computer-science majors learn calculus?

Is it the same airport YUL and YMQ in Canada?

You look catfish vs You look like a catfish?

A non-technological, repeating, phenomenon in the sky, holding its position in the sky for hours

Transfer over $10k

How to reply this mail from potential PhD professor?

Can commander tax be proliferated?

Binary Numbers Magic Trick

How to creep the reader out with what seems like a normal person?

What was the state of the German rail system in 1944?

Would "lab meat" be able to feed a much larger global population

My ID is expired, can I fly to the Bahamas with my passport

Was Hulk present at this event?

How did Arya manage to disguise herself?

I caught several of my students plagiarizing. Could it be my fault as a teacher?

Is it cheaper to drop cargo than to land it?

How do you center multiple equations that have multiple steps?

If an enemy is just below a 10-foot-high ceiling, are they in melee range of a creature on the ground?

What happened to Ghost?



Why is there a PLL in CPU?


PLL - why compare phases not frequenciesCreating a clock multiplier using a PLLExample of a PLL for video genlockingWhat limits CPU speed?CPU and clock rateUsing CPU heat to generate electricityIs it possible to drive a HDMI output without exact clock frequencies (74.25 MHz, etc.)?Maximum CPU Frequency of PIC24FJ256GA705 That I Can Get with 8MHz CrystalWhy include frequency dividers in this PLL circuit?PLL placing fails on Lattice 5LP1K






.everyoneloves__top-leaderboard:empty,.everyoneloves__mid-leaderboard:empty,.everyoneloves__bot-mid-leaderboard:empty margin-bottom:0;








7












$begingroup$


I read that PLL are used in CPU to generate the clock, but I can't understand why.



I don't really have any guess of why this is.










share|improve this question









$endgroup$







  • 2




    $begingroup$
    I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
    $endgroup$
    – Ale..chenski
    Mar 28 at 22:20






  • 3




    $begingroup$
    It is probably too broad but I got very relevant answers that will hopefully help other people.
    $endgroup$
    – Jonas Daverio
    Mar 28 at 22:30










  • $begingroup$
    Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
    $endgroup$
    – Russell McMahon
    Mar 31 at 4:22

















7












$begingroup$


I read that PLL are used in CPU to generate the clock, but I can't understand why.



I don't really have any guess of why this is.










share|improve this question









$endgroup$







  • 2




    $begingroup$
    I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
    $endgroup$
    – Ale..chenski
    Mar 28 at 22:20






  • 3




    $begingroup$
    It is probably too broad but I got very relevant answers that will hopefully help other people.
    $endgroup$
    – Jonas Daverio
    Mar 28 at 22:30










  • $begingroup$
    Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
    $endgroup$
    – Russell McMahon
    Mar 31 at 4:22













7












7








7


2



$begingroup$


I read that PLL are used in CPU to generate the clock, but I can't understand why.



I don't really have any guess of why this is.










share|improve this question









$endgroup$




I read that PLL are used in CPU to generate the clock, but I can't understand why.



I don't really have any guess of why this is.







clock cpu pll






share|improve this question













share|improve this question











share|improve this question




share|improve this question










asked Mar 28 at 18:11









Jonas DaverioJonas Daverio

11117




11117







  • 2




    $begingroup$
    I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
    $endgroup$
    – Ale..chenski
    Mar 28 at 22:20






  • 3




    $begingroup$
    It is probably too broad but I got very relevant answers that will hopefully help other people.
    $endgroup$
    – Jonas Daverio
    Mar 28 at 22:30










  • $begingroup$
    Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
    $endgroup$
    – Russell McMahon
    Mar 31 at 4:22












  • 2




    $begingroup$
    I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
    $endgroup$
    – Ale..chenski
    Mar 28 at 22:20






  • 3




    $begingroup$
    It is probably too broad but I got very relevant answers that will hopefully help other people.
    $endgroup$
    – Jonas Daverio
    Mar 28 at 22:30










  • $begingroup$
    Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
    $endgroup$
    – Russell McMahon
    Mar 31 at 4:22







2




2




$begingroup$
I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
$endgroup$
– Ale..chenski
Mar 28 at 22:20




$begingroup$
I would shut this question down as "too broad". It is like asking "why are there CMOS gates instead of transistors in a CPU"...
$endgroup$
– Ale..chenski
Mar 28 at 22:20




3




3




$begingroup$
It is probably too broad but I got very relevant answers that will hopefully help other people.
$endgroup$
– Jonas Daverio
Mar 28 at 22:30




$begingroup$
It is probably too broad but I got very relevant answers that will hopefully help other people.
$endgroup$
– Jonas Daverio
Mar 28 at 22:30












$begingroup$
Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
$endgroup$
– Russell McMahon
Mar 31 at 4:22




$begingroup$
Why close this? It invites tutorial style questions covering the subject in general which will be of ongoing interest to others.
$endgroup$
– Russell McMahon
Mar 31 at 4:22










5 Answers
5






active

oldest

votes


















11












$begingroup$

There are several reasons for this. A phase locked loop, or PLL, is a circuit that is used to generate a stable frequency that has a specific mathematical relationship to some reference frequency. Specifically, it is a circuit that is used to control some sort of electrically tunable oscillator (usually a voltage controlled oscillator, or VCO) so that its output is locked into a specific relationship with a reference frequency that is supplied by some sort of stable reference (usually a crystal, crystal oscillator, or silicon MEMS oscillator).



A PLL works by dividing down the output of the VCO and the reference input with frequency dividers, then comparing the frequency and phase of these divided outputs and adjusting the VCO control voltage until the frequency and phase align.



It is possible for a PLL to generate a much higher frequency than the reference frequency - for example, a 100 MHz reference can be multiplied up to several GHz. If the PLL is integrated on the same chip where the high frequency output is used, this can save power and reduce EMI by lowering the frequency that is sent through the circuit board traces. It also makes the board layout simpler.



Since the relationship is determined with simple frequency dividers and it is quite simple to build programmable dividers, it is very easy to change the output frequency of a PLL by simply changing the divider settings. This can enable power savings using a technique called dynamic frequency scaling, where the frequency is adjusted based on the required processor performance to reduce power consumption. It also enables software-based configuration of the frequency, which makes the design of the system much more flexible as software can decide what settings to use at boot time based on detected hardware (for example, looking at CPU socket pin strapping or reading out SPD EEPROM contents on RAM modules during boot).



In a modern CPU, there are going to be multiple PLLs present for providing the clocks for various components. Modern CPUs have a high level of integration and so components that used to be located on separate chips are increasingly integrated onto one die - there is a lot more than a single processing core and a front side bus on a modern CPU. The processing cores themselves will run on one or more clocks that are supplied by one or more PLLs so the core clocks can be adjusted easily, and possibly can be adjusted independently. The PCI express interface will also require PLLs, likely multiple PLLs to support operation at different link rates. Serial ATA connections likewise operate at a different speed and hence will have their own PLLs. Same goes for QPI, hyper transport, USB 3, HDMI, display port, etc. The memory interface likely requires a different PLL to generate the specific clock frequency that the installed memory requires. All of these PLLs would use the same (relatively) low frequency reference oscillator on the motherboard.






share|improve this answer











$endgroup$








  • 7




    $begingroup$
    A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
    $endgroup$
    – WhatRoughBeast
    Mar 29 at 2:26






  • 1




    $begingroup$
    @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
    $endgroup$
    – Ben Voigt
    Mar 29 at 17:21


















7












$begingroup$

Been there, done that.



Apart from other reasons mentioned here is a different one:

The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

The only way to do that is to use a PLL.



Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



++LEG is not a registered trademark. (At least as far as I know)






share|improve this answer









$endgroup$












  • $begingroup$
    LEG have just released a quintuple Toe version of their famous FOOT processor.
    $endgroup$
    – Tom Carpenter
    Mar 29 at 14:16






  • 1




    $begingroup$
    @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
    $endgroup$
    – Oldfart
    Mar 29 at 14:26


















6












$begingroup$

PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






share|improve this answer









$endgroup$








  • 2




    $begingroup$
    Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
    $endgroup$
    – Sparky256
    Mar 28 at 18:56










  • $begingroup$
    Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
    $endgroup$
    – alex.forencich
    Mar 28 at 23:06


















5












$begingroup$

PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






share|improve this answer









$endgroup$












  • $begingroup$
    One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
    $endgroup$
    – Swanand
    Mar 29 at 12:18


















2












$begingroup$

3 main reasons;



1) power savings for mobiles and extend CPU life keeping cool.

2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






share|improve this answer









$endgroup$













    Your Answer






    StackExchange.ifUsing("editor", function ()
    return StackExchange.using("schematics", function ()
    StackExchange.schematics.init();
    );
    , "cicuitlab");

    StackExchange.ready(function()
    var channelOptions =
    tags: "".split(" "),
    id: "135"
    ;
    initTagRenderer("".split(" "), "".split(" "), channelOptions);

    StackExchange.using("externalEditor", function()
    // Have to fire editor after snippets, if snippets enabled
    if (StackExchange.settings.snippets.snippetsEnabled)
    StackExchange.using("snippets", function()
    createEditor();
    );

    else
    createEditor();

    );

    function createEditor()
    StackExchange.prepareEditor(
    heartbeatType: 'answer',
    autoActivateHeartbeat: false,
    convertImagesToLinks: false,
    noModals: true,
    showLowRepImageUploadWarning: true,
    reputationToPostImages: null,
    bindNavPrevention: true,
    postfix: "",
    imageUploader:
    brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
    contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
    allowUrls: true
    ,
    onDemand: true,
    discardSelector: ".discard-answer"
    ,immediatelyShowMarkdownHelp:true
    );



    );













    draft saved

    draft discarded


















    StackExchange.ready(
    function ()
    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f429532%2fwhy-is-there-a-pll-in-cpu%23new-answer', 'question_page');

    );

    Post as a guest















    Required, but never shown

























    5 Answers
    5






    active

    oldest

    votes








    5 Answers
    5






    active

    oldest

    votes









    active

    oldest

    votes






    active

    oldest

    votes









    11












    $begingroup$

    There are several reasons for this. A phase locked loop, or PLL, is a circuit that is used to generate a stable frequency that has a specific mathematical relationship to some reference frequency. Specifically, it is a circuit that is used to control some sort of electrically tunable oscillator (usually a voltage controlled oscillator, or VCO) so that its output is locked into a specific relationship with a reference frequency that is supplied by some sort of stable reference (usually a crystal, crystal oscillator, or silicon MEMS oscillator).



    A PLL works by dividing down the output of the VCO and the reference input with frequency dividers, then comparing the frequency and phase of these divided outputs and adjusting the VCO control voltage until the frequency and phase align.



    It is possible for a PLL to generate a much higher frequency than the reference frequency - for example, a 100 MHz reference can be multiplied up to several GHz. If the PLL is integrated on the same chip where the high frequency output is used, this can save power and reduce EMI by lowering the frequency that is sent through the circuit board traces. It also makes the board layout simpler.



    Since the relationship is determined with simple frequency dividers and it is quite simple to build programmable dividers, it is very easy to change the output frequency of a PLL by simply changing the divider settings. This can enable power savings using a technique called dynamic frequency scaling, where the frequency is adjusted based on the required processor performance to reduce power consumption. It also enables software-based configuration of the frequency, which makes the design of the system much more flexible as software can decide what settings to use at boot time based on detected hardware (for example, looking at CPU socket pin strapping or reading out SPD EEPROM contents on RAM modules during boot).



    In a modern CPU, there are going to be multiple PLLs present for providing the clocks for various components. Modern CPUs have a high level of integration and so components that used to be located on separate chips are increasingly integrated onto one die - there is a lot more than a single processing core and a front side bus on a modern CPU. The processing cores themselves will run on one or more clocks that are supplied by one or more PLLs so the core clocks can be adjusted easily, and possibly can be adjusted independently. The PCI express interface will also require PLLs, likely multiple PLLs to support operation at different link rates. Serial ATA connections likewise operate at a different speed and hence will have their own PLLs. Same goes for QPI, hyper transport, USB 3, HDMI, display port, etc. The memory interface likely requires a different PLL to generate the specific clock frequency that the installed memory requires. All of these PLLs would use the same (relatively) low frequency reference oscillator on the motherboard.






    share|improve this answer











    $endgroup$








    • 7




      $begingroup$
      A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
      $endgroup$
      – WhatRoughBeast
      Mar 29 at 2:26






    • 1




      $begingroup$
      @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
      $endgroup$
      – Ben Voigt
      Mar 29 at 17:21















    11












    $begingroup$

    There are several reasons for this. A phase locked loop, or PLL, is a circuit that is used to generate a stable frequency that has a specific mathematical relationship to some reference frequency. Specifically, it is a circuit that is used to control some sort of electrically tunable oscillator (usually a voltage controlled oscillator, or VCO) so that its output is locked into a specific relationship with a reference frequency that is supplied by some sort of stable reference (usually a crystal, crystal oscillator, or silicon MEMS oscillator).



    A PLL works by dividing down the output of the VCO and the reference input with frequency dividers, then comparing the frequency and phase of these divided outputs and adjusting the VCO control voltage until the frequency and phase align.



    It is possible for a PLL to generate a much higher frequency than the reference frequency - for example, a 100 MHz reference can be multiplied up to several GHz. If the PLL is integrated on the same chip where the high frequency output is used, this can save power and reduce EMI by lowering the frequency that is sent through the circuit board traces. It also makes the board layout simpler.



    Since the relationship is determined with simple frequency dividers and it is quite simple to build programmable dividers, it is very easy to change the output frequency of a PLL by simply changing the divider settings. This can enable power savings using a technique called dynamic frequency scaling, where the frequency is adjusted based on the required processor performance to reduce power consumption. It also enables software-based configuration of the frequency, which makes the design of the system much more flexible as software can decide what settings to use at boot time based on detected hardware (for example, looking at CPU socket pin strapping or reading out SPD EEPROM contents on RAM modules during boot).



    In a modern CPU, there are going to be multiple PLLs present for providing the clocks for various components. Modern CPUs have a high level of integration and so components that used to be located on separate chips are increasingly integrated onto one die - there is a lot more than a single processing core and a front side bus on a modern CPU. The processing cores themselves will run on one or more clocks that are supplied by one or more PLLs so the core clocks can be adjusted easily, and possibly can be adjusted independently. The PCI express interface will also require PLLs, likely multiple PLLs to support operation at different link rates. Serial ATA connections likewise operate at a different speed and hence will have their own PLLs. Same goes for QPI, hyper transport, USB 3, HDMI, display port, etc. The memory interface likely requires a different PLL to generate the specific clock frequency that the installed memory requires. All of these PLLs would use the same (relatively) low frequency reference oscillator on the motherboard.






    share|improve this answer











    $endgroup$








    • 7




      $begingroup$
      A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
      $endgroup$
      – WhatRoughBeast
      Mar 29 at 2:26






    • 1




      $begingroup$
      @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
      $endgroup$
      – Ben Voigt
      Mar 29 at 17:21













    11












    11








    11





    $begingroup$

    There are several reasons for this. A phase locked loop, or PLL, is a circuit that is used to generate a stable frequency that has a specific mathematical relationship to some reference frequency. Specifically, it is a circuit that is used to control some sort of electrically tunable oscillator (usually a voltage controlled oscillator, or VCO) so that its output is locked into a specific relationship with a reference frequency that is supplied by some sort of stable reference (usually a crystal, crystal oscillator, or silicon MEMS oscillator).



    A PLL works by dividing down the output of the VCO and the reference input with frequency dividers, then comparing the frequency and phase of these divided outputs and adjusting the VCO control voltage until the frequency and phase align.



    It is possible for a PLL to generate a much higher frequency than the reference frequency - for example, a 100 MHz reference can be multiplied up to several GHz. If the PLL is integrated on the same chip where the high frequency output is used, this can save power and reduce EMI by lowering the frequency that is sent through the circuit board traces. It also makes the board layout simpler.



    Since the relationship is determined with simple frequency dividers and it is quite simple to build programmable dividers, it is very easy to change the output frequency of a PLL by simply changing the divider settings. This can enable power savings using a technique called dynamic frequency scaling, where the frequency is adjusted based on the required processor performance to reduce power consumption. It also enables software-based configuration of the frequency, which makes the design of the system much more flexible as software can decide what settings to use at boot time based on detected hardware (for example, looking at CPU socket pin strapping or reading out SPD EEPROM contents on RAM modules during boot).



    In a modern CPU, there are going to be multiple PLLs present for providing the clocks for various components. Modern CPUs have a high level of integration and so components that used to be located on separate chips are increasingly integrated onto one die - there is a lot more than a single processing core and a front side bus on a modern CPU. The processing cores themselves will run on one or more clocks that are supplied by one or more PLLs so the core clocks can be adjusted easily, and possibly can be adjusted independently. The PCI express interface will also require PLLs, likely multiple PLLs to support operation at different link rates. Serial ATA connections likewise operate at a different speed and hence will have their own PLLs. Same goes for QPI, hyper transport, USB 3, HDMI, display port, etc. The memory interface likely requires a different PLL to generate the specific clock frequency that the installed memory requires. All of these PLLs would use the same (relatively) low frequency reference oscillator on the motherboard.






    share|improve this answer











    $endgroup$



    There are several reasons for this. A phase locked loop, or PLL, is a circuit that is used to generate a stable frequency that has a specific mathematical relationship to some reference frequency. Specifically, it is a circuit that is used to control some sort of electrically tunable oscillator (usually a voltage controlled oscillator, or VCO) so that its output is locked into a specific relationship with a reference frequency that is supplied by some sort of stable reference (usually a crystal, crystal oscillator, or silicon MEMS oscillator).



    A PLL works by dividing down the output of the VCO and the reference input with frequency dividers, then comparing the frequency and phase of these divided outputs and adjusting the VCO control voltage until the frequency and phase align.



    It is possible for a PLL to generate a much higher frequency than the reference frequency - for example, a 100 MHz reference can be multiplied up to several GHz. If the PLL is integrated on the same chip where the high frequency output is used, this can save power and reduce EMI by lowering the frequency that is sent through the circuit board traces. It also makes the board layout simpler.



    Since the relationship is determined with simple frequency dividers and it is quite simple to build programmable dividers, it is very easy to change the output frequency of a PLL by simply changing the divider settings. This can enable power savings using a technique called dynamic frequency scaling, where the frequency is adjusted based on the required processor performance to reduce power consumption. It also enables software-based configuration of the frequency, which makes the design of the system much more flexible as software can decide what settings to use at boot time based on detected hardware (for example, looking at CPU socket pin strapping or reading out SPD EEPROM contents on RAM modules during boot).



    In a modern CPU, there are going to be multiple PLLs present for providing the clocks for various components. Modern CPUs have a high level of integration and so components that used to be located on separate chips are increasingly integrated onto one die - there is a lot more than a single processing core and a front side bus on a modern CPU. The processing cores themselves will run on one or more clocks that are supplied by one or more PLLs so the core clocks can be adjusted easily, and possibly can be adjusted independently. The PCI express interface will also require PLLs, likely multiple PLLs to support operation at different link rates. Serial ATA connections likewise operate at a different speed and hence will have their own PLLs. Same goes for QPI, hyper transport, USB 3, HDMI, display port, etc. The memory interface likely requires a different PLL to generate the specific clock frequency that the installed memory requires. All of these PLLs would use the same (relatively) low frequency reference oscillator on the motherboard.







    share|improve this answer














    share|improve this answer



    share|improve this answer








    edited Mar 29 at 1:15

























    answered Mar 28 at 21:11









    alex.forencichalex.forencich

    33.3k14990




    33.3k14990







    • 7




      $begingroup$
      A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
      $endgroup$
      – WhatRoughBeast
      Mar 29 at 2:26






    • 1




      $begingroup$
      @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
      $endgroup$
      – Ben Voigt
      Mar 29 at 17:21












    • 7




      $begingroup$
      A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
      $endgroup$
      – WhatRoughBeast
      Mar 29 at 2:26






    • 1




      $begingroup$
      @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
      $endgroup$
      – Ben Voigt
      Mar 29 at 17:21







    7




    7




    $begingroup$
    A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
    $endgroup$
    – WhatRoughBeast
    Mar 29 at 2:26




    $begingroup$
    A critical issue you've missed is the difficulty of making a quartz oscillator above a few hundred MHz. Using a PLL allows the base frequency to be generated with high stability, then upconverted to GHz frequencies with little loss of stability.
    $endgroup$
    – WhatRoughBeast
    Mar 29 at 2:26




    1




    1




    $begingroup$
    @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
    $endgroup$
    – Ben Voigt
    Mar 29 at 17:21




    $begingroup$
    @WhatRoughBeast: I don't think that's actually nearly as big an issue as moving the full frequency clock across the board without adding jitter and degrading edges. No one works on solving the problem of higher frequency oscillators, because no one would buy the solution.
    $endgroup$
    – Ben Voigt
    Mar 29 at 17:21













    7












    $begingroup$

    Been there, done that.



    Apart from other reasons mentioned here is a different one:

    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

    The only way to do that is to use a PLL.



    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



    ++LEG is not a registered trademark. (At least as far as I know)






    share|improve this answer









    $endgroup$












    • $begingroup$
      LEG have just released a quintuple Toe version of their famous FOOT processor.
      $endgroup$
      – Tom Carpenter
      Mar 29 at 14:16






    • 1




      $begingroup$
      @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
      $endgroup$
      – Oldfart
      Mar 29 at 14:26















    7












    $begingroup$

    Been there, done that.



    Apart from other reasons mentioned here is a different one:

    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

    The only way to do that is to use a PLL.



    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



    ++LEG is not a registered trademark. (At least as far as I know)






    share|improve this answer









    $endgroup$












    • $begingroup$
      LEG have just released a quintuple Toe version of their famous FOOT processor.
      $endgroup$
      – Tom Carpenter
      Mar 29 at 14:16






    • 1




      $begingroup$
      @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
      $endgroup$
      – Oldfart
      Mar 29 at 14:26













    7












    7








    7





    $begingroup$

    Been there, done that.



    Apart from other reasons mentioned here is a different one:

    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

    The only way to do that is to use a PLL.



    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



    ++LEG is not a registered trademark. (At least as far as I know)






    share|improve this answer









    $endgroup$



    Been there, done that.



    Apart from other reasons mentioned here is a different one:

    The marketing guys want to make the chip design as cheap as possible. Thus they prefer to use cheap crystals. The ones use for Ethernet fall in that category. So you often end up having to use a 25MHz crystal.



    At the same time marketing want powerful processors. Thus the processor (Let's call it a LEG++) should be able to run at 1 or 2 GHz.

    The only way to do that is to use a PLL.



    Or the processor can run at max 64MHz, but they want to have a USB interface which requires a 48MHz Clock. Again PLL to the rescue.



    ++LEG is not a registered trademark. (At least as far as I know)







    share|improve this answer












    share|improve this answer



    share|improve this answer










    answered Mar 28 at 18:34









    OldfartOldfart

    9,0062927




    9,0062927











    • $begingroup$
      LEG have just released a quintuple Toe version of their famous FOOT processor.
      $endgroup$
      – Tom Carpenter
      Mar 29 at 14:16






    • 1




      $begingroup$
      @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
      $endgroup$
      – Oldfart
      Mar 29 at 14:26
















    • $begingroup$
      LEG have just released a quintuple Toe version of their famous FOOT processor.
      $endgroup$
      – Tom Carpenter
      Mar 29 at 14:16






    • 1




      $begingroup$
      @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
      $endgroup$
      – Oldfart
      Mar 29 at 14:26















    $begingroup$
    LEG have just released a quintuple Toe version of their famous FOOT processor.
    $endgroup$
    – Tom Carpenter
    Mar 29 at 14:16




    $begingroup$
    LEG have just released a quintuple Toe version of their famous FOOT processor.
    $endgroup$
    – Tom Carpenter
    Mar 29 at 14:16




    1




    1




    $begingroup$
    @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
    $endgroup$
    – Oldfart
    Mar 29 at 14:26




    $begingroup$
    @TomCarpenter: I worked for a company in Cambridge which had a text with the title "ARM shows Intel the Finger" on the wall. It was a beautiful 1'st of April article where they specified a one bit processor called "The Finger". Never found a copy!
    $endgroup$
    – Oldfart
    Mar 29 at 14:26











    6












    $begingroup$

    PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






    share|improve this answer









    $endgroup$








    • 2




      $begingroup$
      Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
      $endgroup$
      – Sparky256
      Mar 28 at 18:56










    • $begingroup$
      Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
      $endgroup$
      – alex.forencich
      Mar 28 at 23:06















    6












    $begingroup$

    PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






    share|improve this answer









    $endgroup$








    • 2




      $begingroup$
      Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
      $endgroup$
      – Sparky256
      Mar 28 at 18:56










    • $begingroup$
      Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
      $endgroup$
      – alex.forencich
      Mar 28 at 23:06













    6












    6








    6





    $begingroup$

    PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.






    share|improve this answer









    $endgroup$



    PLLs can be used to multiply and divide frequencies. CPUs that have PLLs to generate their clocks are highly reconfigurable. The clock speed can be varied relative to the external reference clock over a wide range, and it's the PLL that makes this possible.







    share|improve this answer












    share|improve this answer



    share|improve this answer










    answered Mar 28 at 18:14









    Dave TweedDave Tweed

    126k10155269




    126k10155269







    • 2




      $begingroup$
      Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
      $endgroup$
      – Sparky256
      Mar 28 at 18:56










    • $begingroup$
      Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
      $endgroup$
      – alex.forencich
      Mar 28 at 23:06












    • 2




      $begingroup$
      Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
      $endgroup$
      – Sparky256
      Mar 28 at 18:56










    • $begingroup$
      Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
      $endgroup$
      – alex.forencich
      Mar 28 at 23:06







    2




    2




    $begingroup$
    Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
    $endgroup$
    – Sparky256
    Mar 28 at 18:56




    $begingroup$
    Also it is not possible to get xtals to oscillate much beyond 100MHZ, so the ref oscillator needs to be multiplied many times to get 1 GHZ to 4 GHZ core frequencies. Core frequency is usually a integer multiple of the ref xtal.
    $endgroup$
    – Sparky256
    Mar 28 at 18:56












    $begingroup$
    Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
    $endgroup$
    – alex.forencich
    Mar 28 at 23:06




    $begingroup$
    Well, it is more generally going to be an integer ratio of the reference frequency, as the PLL can divide both the VCO output as well as the reference frequency.
    $endgroup$
    – alex.forencich
    Mar 28 at 23:06











    5












    $begingroup$

    PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



    You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



    Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



    Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






    share|improve this answer









    $endgroup$












    • $begingroup$
      One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
      $endgroup$
      – Swanand
      Mar 29 at 12:18















    5












    $begingroup$

    PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



    You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



    Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



    Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






    share|improve this answer









    $endgroup$












    • $begingroup$
      One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
      $endgroup$
      – Swanand
      Mar 29 at 12:18













    5












    5








    5





    $begingroup$

    PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



    You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



    Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



    Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.






    share|improve this answer









    $endgroup$



    PLLs are used primarily to generate one or more faster or slower clocks from a reference clock.



    You might have say a fixed 100MHz crystal, but then want to run your CPU at 2GHz, so a PLL is required to increase the frequency (a 2GHz clock crystal isn't feasible).



    Additional you may want to be able to change your CPU frequency on the fly (e.g. a turbo clock). In which case you could have a reconfigurable PLL.



    Furthermore you may need a different memory or peripheral clock to your CPU clock. Again a PLL and divider can be used to generate this from a single reference.







    share|improve this answer












    share|improve this answer



    share|improve this answer










    answered Mar 28 at 18:15









    Tom CarpenterTom Carpenter

    40.1k375121




    40.1k375121











    • $begingroup$
      One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
      $endgroup$
      – Swanand
      Mar 29 at 12:18
















    • $begingroup$
      One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
      $endgroup$
      – Swanand
      Mar 29 at 12:18















    $begingroup$
    One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
    $endgroup$
    – Swanand
    Mar 29 at 12:18




    $begingroup$
    One may want to refer to Wikipedia page of Standard Crtstal Frequencies: en.wikipedia.org/wiki/Crystal_oscillator_frequencies
    $endgroup$
    – Swanand
    Mar 29 at 12:18











    2












    $begingroup$

    3 main reasons;



    1) power savings for mobiles and extend CPU life keeping cool.

    2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

    3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



    Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






    share|improve this answer









    $endgroup$

















      2












      $begingroup$

      3 main reasons;



      1) power savings for mobiles and extend CPU life keeping cool.

      2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

      3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



      Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






      share|improve this answer









      $endgroup$















        2












        2








        2





        $begingroup$

        3 main reasons;



        1) power savings for mobiles and extend CPU life keeping cool.

        2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

        3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



        Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.






        share|improve this answer









        $endgroup$



        3 main reasons;



        1) power savings for mobiles and extend CPU life keeping cool.

        2) signal integrity is improved using xx multiplier for front side bus due to short wavelength, lower capacitance

        3) flexible CPU speeds are possible with throttle on Clock multiplier and Vdd to allow burst CPU power and cool down.



        Signal routing of 100MHz FSB is easy, > 1GHz is hard and your CPU is much higher, driver current increases with f and standing wave reflections distort square waves. While reducing CPU clock saves power and reduces temp.







        share|improve this answer












        share|improve this answer



        share|improve this answer










        answered Mar 28 at 18:19









        Sunnyskyguy EE75Sunnyskyguy EE75

        72.4k228103




        72.4k228103



























            draft saved

            draft discarded
















































            Thanks for contributing an answer to Electrical Engineering Stack Exchange!


            • Please be sure to answer the question. Provide details and share your research!

            But avoid


            • Asking for help, clarification, or responding to other answers.

            • Making statements based on opinion; back them up with references or personal experience.

            Use MathJax to format equations. MathJax reference.


            To learn more, see our tips on writing great answers.




            draft saved


            draft discarded














            StackExchange.ready(
            function ()
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f429532%2fwhy-is-there-a-pll-in-cpu%23new-answer', 'question_page');

            );

            Post as a guest















            Required, but never shown





















































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown

































            Required, but never shown














            Required, but never shown












            Required, but never shown







            Required, but never shown







            Popular posts from this blog

            Færeyskur hestur Heimild | Tengill | Tilvísanir | LeiðsagnarvalRossið - síða um færeyska hrossið á færeyskuGott ár hjá færeyska hestinum

            He _____ here since 1970 . Answer needed [closed]What does “since he was so high” mean?Meaning of “catch birds for”?How do I ensure “since” takes the meaning I want?“Who cares here” meaningWhat does “right round toward” mean?the time tense (had now been detected)What does the phrase “ring around the roses” mean here?Correct usage of “visited upon”Meaning of “foiled rail sabotage bid”It was the third time I had gone to Rome or It is the third time I had been to Rome

            Slayer Innehåll Historia | Stil, komposition och lyrik | Bandets betydelse och framgångar | Sidoprojekt och samarbeten | Kontroverser | Medlemmar | Utmärkelser och nomineringar | Turnéer och festivaler | Diskografi | Referenser | Externa länkar | Navigeringsmenywww.slayer.net”Metal Massacre vol. 1””Metal Massacre vol. 3””Metal Massacre Volume III””Show No Mercy””Haunting the Chapel””Live Undead””Hell Awaits””Reign in Blood””Reign in Blood””Gold & Platinum – Reign in Blood””Golden Gods Awards Winners”originalet”Kerrang! Hall Of Fame””Slayer Looks Back On 37-Year Career In New Video Series: Part Two””South of Heaven””Gold & Platinum – South of Heaven””Seasons in the Abyss””Gold & Platinum - Seasons in the Abyss””Divine Intervention””Divine Intervention - Release group by Slayer””Gold & Platinum - Divine Intervention””Live Intrusion””Undisputed Attitude””Abolish Government/Superficial Love””Release “Slatanic Slaughter: A Tribute to Slayer” by Various Artists””Diabolus in Musica””Soundtrack to the Apocalypse””God Hates Us All””Systematic - Relationships””War at the Warfield””Gold & Platinum - War at the Warfield””Soundtrack to the Apocalypse””Gold & Platinum - Still Reigning””Metallica, Slayer, Iron Mauden Among Winners At Metal Hammer Awards””Eternal Pyre””Eternal Pyre - Slayer release group””Eternal Pyre””Metal Storm Awards 2006””Kerrang! Hall Of Fame””Slayer Wins 'Best Metal' Grammy Award””Slayer Guitarist Jeff Hanneman Dies””Bullet-For My Valentine booed at Metal Hammer Golden Gods Awards””Unholy Aliance””The End Of Slayer?””Slayer: We Could Thrash Out Two More Albums If We're Fast Enough...””'The Unholy Alliance: Chapter III' UK Dates Added”originalet”Megadeth And Slayer To Co-Headline 'Canadian Carnage' Trek”originalet”World Painted Blood””Release “World Painted Blood” by Slayer””Metallica Heading To Cinemas””Slayer, Megadeth To Join Forces For 'European Carnage' Tour - Dec. 18, 2010”originalet”Slayer's Hanneman Contracts Acute Infection; Band To Bring In Guest Guitarist””Cannibal Corpse's Pat O'Brien Will Step In As Slayer's Guest Guitarist”originalet”Slayer’s Jeff Hanneman Dead at 49””Dave Lombardo Says He Made Only $67,000 In 2011 While Touring With Slayer””Slayer: We Do Not Agree With Dave Lombardo's Substance Or Timeline Of Events””Slayer Welcomes Drummer Paul Bostaph Back To The Fold””Slayer Hope to Unveil Never-Before-Heard Jeff Hanneman Material on Next Album””Slayer Debut New Song 'Implode' During Surprise Golden Gods Appearance””Release group Repentless by Slayer””Repentless - Slayer - Credits””Slayer””Metal Storm Awards 2015””Slayer - to release comic book "Repentless #1"””Slayer To Release 'Repentless' 6.66" Vinyl Box Set””BREAKING NEWS: Slayer Announce Farewell Tour””Slayer Recruit Lamb of God, Anthrax, Behemoth + Testament for Final Tour””Slayer lägger ner efter 37 år””Slayer Announces Second North American Leg Of 'Final' Tour””Final World Tour””Slayer Announces Final European Tour With Lamb of God, Anthrax And Obituary””Slayer To Tour Europe With Lamb of God, Anthrax And Obituary””Slayer To Play 'Last French Show Ever' At Next Year's Hellfst””Slayer's Final World Tour Will Extend Into 2019””Death Angel's Rob Cavestany On Slayer's 'Farewell' Tour: 'Some Of Us Could See This Coming'””Testament Has No Plans To Retire Anytime Soon, Says Chuck Billy””Anthrax's Scott Ian On Slayer's 'Farewell' Tour Plans: 'I Was Surprised And I Wasn't Surprised'””Slayer””Slayer's Morbid Schlock””Review/Rock; For Slayer, the Mania Is the Message””Slayer - Biography””Slayer - Reign In Blood”originalet”Dave Lombardo””An exclusive oral history of Slayer”originalet”Exclusive! Interview With Slayer Guitarist Jeff Hanneman”originalet”Thinking Out Loud: Slayer's Kerry King on hair metal, Satan and being polite””Slayer Lyrics””Slayer - Biography””Most influential artists for extreme metal music””Slayer - Reign in Blood””Slayer guitarist Jeff Hanneman dies aged 49””Slatanic Slaughter: A Tribute to Slayer””Gateway to Hell: A Tribute to Slayer””Covered In Blood””Slayer: The Origins of Thrash in San Francisco, CA.””Why They Rule - #6 Slayer”originalet”Guitar World's 100 Greatest Heavy Metal Guitarists Of All Time”originalet”The fans have spoken: Slayer comes out on top in readers' polls”originalet”Tribute to Jeff Hanneman (1964-2013)””Lamb Of God Frontman: We Sound Like A Slayer Rip-Off””BEHEMOTH Frontman Pays Tribute To SLAYER's JEFF HANNEMAN””Slayer, Hatebreed Doing Double Duty On This Year's Ozzfest””System of a Down””Lacuna Coil’s Andrea Ferro Talks Influences, Skateboarding, Band Origins + More””Slayer - Reign in Blood””Into The Lungs of Hell””Slayer rules - en utställning om fans””Slayer and Their Fans Slashed Through a No-Holds-Barred Night at Gas Monkey””Home””Slayer””Gold & Platinum - The Big 4 Live from Sofia, Bulgaria””Exclusive! Interview With Slayer Guitarist Kerry King””2008-02-23: Wiltern, Los Angeles, CA, USA””Slayer's Kerry King To Perform With Megadeth Tonight! - Oct. 21, 2010”originalet”Dave Lombardo - Biography”Slayer Case DismissedArkiveradUltimate Classic Rock: Slayer guitarist Jeff Hanneman dead at 49.”Slayer: "We could never do any thing like Some Kind Of Monster..."””Cannibal Corpse'S Pat O'Brien Will Step In As Slayer'S Guest Guitarist | The Official Slayer Site”originalet”Slayer Wins 'Best Metal' Grammy Award””Slayer Guitarist Jeff Hanneman Dies””Kerrang! Awards 2006 Blog: Kerrang! Hall Of Fame””Kerrang! Awards 2013: Kerrang! Legend”originalet”Metallica, Slayer, Iron Maien Among Winners At Metal Hammer Awards””Metal Hammer Golden Gods Awards””Bullet For My Valentine Booed At Metal Hammer Golden Gods Awards””Metal Storm Awards 2006””Metal Storm Awards 2015””Slayer's Concert History””Slayer - Relationships””Slayer - Releases”Slayers officiella webbplatsSlayer på MusicBrainzOfficiell webbplatsSlayerSlayerr1373445760000 0001 1540 47353068615-5086262726cb13906545x(data)6033143kn20030215029